



CHAPTER 3

SIDE-CHANNEL VULNERABILITIES IN TRUSTED EXECUTION ENVIRONMENTS (TEES): A MICROARCHITECTURAL ANALYSIS

Shruti Pramanik

BALLB Programme, Brainware University

Abstract

Trusted Execution Environments (TEEs) have emerged as a critical hardware-based security solution designed to protect sensitive computations and data from unauthorized access, even in the presence of a compromised operating system. Technologies such as Intel SGX, ARM TrustZone, and AMD SEV are widely deployed across cloud computing, mobile devices, and edge systems. Despite their strong isolation guarantees, TEEs remain vulnerable to side-channel attacks, which exploit microarchitectural features such as caches, branch predictors, and speculative execution units to infer sensitive information. This paper presents a comprehensive microarchitectural analysis of side-channel vulnerabilities in TEEs, focusing on cache-based attacks, timing attacks, speculative execution attacks (e.g., Spectre and Meltdown), and page-fault-based side channels. We analyze how attackers can bypass hardware isolation by leveraging shared resources and subtle execution patterns. Furthermore, the paper evaluates the effectiveness of existing countermeasures, including cache partitioning, constant-time programming, hardware modifications, and runtime detection techniques. The study identifies key limitations in current defenses and proposes future research directions for designing resilient TEE architectures. Our findings highlight that while TEEs provide strong security primitives, microarchitectural leakage remains a fundamental challenge requiring holistic hardware-software co-design solutions.

Keywords

Trusted Execution Environment (TEE), Side-Channel Attacks, Microarchitecture, Intel SGX, ARM TrustZone, AMD SEV, Cache Attacks, Speculative Execution, Timing Attacks, Secure Enclaves

1. Introduction

The rapid evolution of cloud computing, edge intelligence, and data-driven applications has significantly increased the demand for secure execution environments capable of protecting sensitive information from unauthorized access. In response to these challenges, Trusted Execution Environments (TEEs) have emerged as a prominent hardware-assisted security solution that enables the execution of code within isolated and protected regions of a processor. By ensuring confidentiality and integrity even in the presence of a compromised operating system or hypervisor, TEEs have become a cornerstone technology in modern secure computing infrastructures.

Widely adopted TEE implementations such as Intel Software Guard Extensions (SGX), ARM TrustZone, and AMD Secure Encrypted Virtualization (SEV) provide strong guarantees against traditional software-based attacks. These technologies rely on hardware-enforced isolation mechanisms, encrypted memory regions, and secure boot processes to prevent direct access to sensitive data. Consequently, TEEs are extensively utilized in applications

including secure cloud computing, digital rights management, financial transactions, and healthcare data processing.

Despite their robust security architecture, TEEs are not immune to emerging classes of attacks. One of the most critical and challenging threats is posed by side-channel attacks, which exploit indirect information leakage from shared hardware resources rather than breaching cryptographic protections or access controls. These attacks leverage microarchitectural characteristics—such as CPU caches, branch predictors, speculative execution pipelines, and memory access patterns—to infer sensitive information processed within secure enclaves.

The significance of side-channel vulnerabilities became evident with the discovery of high-impact attacks such as Spectre and Meltdown, which demonstrated that speculative execution features in modern processors could be exploited to access privileged memory. These findings fundamentally challenged the assumption that hardware-level isolation alone is sufficient for ensuring data confidentiality. In the context of TEEs, such vulnerabilities are particularly concerning, as they allow adversaries to extract secrets from enclaves without direct interaction or privilege escalation.

Moreover, the shared nature of computing resources in multi-tenant environments—such as public cloud platforms—amplifies the risk of side-channel exploitation. Attackers can co-locate malicious processes on the same physical hardware as a victim enclave and monitor subtle variations in execution behavior to reconstruct sensitive data, including cryptographic keys, user credentials, and proprietary algorithms. This threat model is especially relevant in scenarios where TEEs are deployed to process highly confidential workloads.

This paper aims to provide a comprehensive microarchitectural analysis of side-channel vulnerabilities in Trusted Execution Environments. It systematically examines various attack vectors, including cache-based attacks, timing attacks, speculative execution exploits, and page-fault side channels, highlighting their underlying mechanisms and real-world implications. Furthermore, the study evaluates existing defense strategies and identifies their limitations in mitigating sophisticated adversarial techniques.

By bridging the gap between hardware architecture and security analysis, this work contributes to a deeper understanding of the inherent trade-offs between performance optimization and security in modern processors. Ultimately, the paper underscores the need for holistic and collaborative approaches—spanning hardware design, system software, and application-level defenses—to build resilient and trustworthy TEE-based systems in the face of evolving side-channel threats.

2. Overview of Trusted Execution Environments

2.1 Key TEE Technologies

- Intel SGX (Software Guard Extensions): Provides enclave-based execution with memory encryption
- ARM TrustZone: Separates secure and non-secure worlds in mobile processors
- AMD SEV (Secure Encrypted Virtualization): Protects virtual machines using memory encryption

2.2 Security Guarantees

- Confidentiality of data inside enclaves
- Integrity of code execution
- Protection from privileged software attacks

3. Microarchitectural Foundations of Side-Channel Attacks

- Microarchitectural side channels arise due to shared hardware resources:
- CPU caches (L1, L2, LLC)
- Branch predictors
- Translation Lookaside Buffers (TLBs)
- Memory buses
- These shared components create observable patterns that attackers can exploit.

4. Classification of Side-Channel Attacks in TEEs

4.1 Cache-Based Attacks

Cache attacks are among the most effective side-channel techniques.

Types:

- Flush+Reload
- Prime+Probe
- Evict+Time

Attackers monitor cache access patterns to infer secret-dependent operations.

Example:

Extracting cryptographic keys from SGX enclaves by observing cache line usage.

4.2 Timing Attacks

- Timing attacks exploit variations in execution time.
- Sensitive operations may take different time depending on input data
- Attackers measure response times to infer secrets

4.3 Speculative Execution Attacks

Speculative execution improves performance but introduces vulnerabilities.

Key Attacks:

Spectre: Exploits branch prediction

Meltdown: Exploits out-of-order execution

These attacks allow unauthorized memory access through speculative paths.

4.4 Page-Fault Side Channels

Occur when memory access triggers page faults

The OS (even if malicious) can observe access patterns

Impact:

Leakage of control flow and data access patterns

4.5 Branch Prediction Attacks

- Exploit branch target buffers (BTB)
- Leak execution paths within enclaves
-

5. Attack Workflow

- Typical side-channel attack process:
- Co-location: Attacker runs on same hardware
- Monitoring: Observe shared resource behavior
- Analysis: Apply statistical methods
- Extraction: Recover sensitive information

6. Comparative Analysis of Side-Channel Attacks

Attack Type	Target Resource	Leakage Type	Severity	Detection Difficulty
Cache Attack	CPU Cache	Memory access patterns	High	High
Timing Attack	Execution time	Input-dependent timing	Medium	Moderate
Spectre/Meltdown	Speculative units	Unauthorized memory access	Critical	Very High
Page-Fault Attack	Memory pages	Access patterns	High	High
Branch Prediction	BTB	Control flow	Medium	High

7. Real-World Case Studies

7.1 Intel SGX Attacks

Cache attacks successfully extracted AES keys

Controlled-channel attacks leaked enclave execution patterns

7.2 ARM TrustZone Attacks

Timing and cache attacks compromised secure-world applications

7.3 Cloud-Based TEE Attacks

Cross-VM side-channel attacks in shared cloud infrastructure

8. Defense Mechanisms

8.1 Software-Level Defenses

- Constant-Time Programming: Eliminates timing variations
- Noise Injection: Adds randomness to execution
- Obfuscation Techniques: Hide access patterns

8.2 Hardware-Level Defenses

- Cache partitioning (e.g., Intel CAT)
- Speculation barriers
- Secure cache architectures

8.3 System-Level Defenses

- Resource isolation
- Secure scheduling
- Runtime monitoring and anomaly detection

8.4 Cryptographic Approaches

- Homomorphic encryption
- Secure multi-party computation

9. Challenges and Limitations

Performance vs. security trade-off

Difficulty in detecting stealthy attacks

Limited hardware support for complete isolation

Evolving attack techniques

10. Future Research Directions

- Microarchitecture redesign for side-channel resistance
- AI-based detection of side-channel patterns
- Hybrid hardware-software defense frameworks
- Secure enclave scheduling in multi-tenant systems
-

11. Conclusion

Trusted Execution Environments provide a strong foundation for secure computing, but they are not immune to side-channel attacks. Microarchitectural vulnerabilities continue to pose significant risks, especially in shared environments such as cloud platforms. This paper demonstrates that side-channel attacks can bypass TEE protections without directly violating isolation guarantees. Therefore, addressing these vulnerabilities requires a comprehensive approach involving hardware redesign, secure programming practices, and advanced detection mechanisms. Future advancements must focus on integrating security at every layer of system architecture to ensure truly secure enclave execution.

References

1. Costan, V., & Devadas, S. (2016). Intel SGX Explained. IACR Cryptology ePrint Archive.
2. Kocher, P., et al. (2019). Spectre Attacks: Exploiting Speculative Execution. IEEE S&P.
3. Lipp, M., et al. (2018). Meltdown: Reading Kernel Memory. USENIX Security Symposium.
4. Yarom, Y., & Falkner, K. (2014). Flush+Reload Cache Attack. USENIX Security.
5. Osvik, D., Shamir, A., & Tromer, E. (2006). Cache Attacks and Countermeasures.
6. Xu, Y., et al. (2015). Controlled-Channel Attacks. IEEE S&P.
7. Van Bulck, J., et al. (2018). Foreshadow Attack on SGX. USENIX Security.
8. Brasser, F., et al. (2017). Software Grand Exposure: SGX Attacks.
9. Gruss, D., et al. (2016). Cache Template Attacks.
10. Oleksenko, O., et al. (2018). Varys: Protecting SGX Enclaves.